Introduction {#S1}
============

Modern electrophysiological techniques provide us with the versatile tools to study the inner workings of living neuronal circuits and open an opportunity to control them at the finest level. These methods, ranging from patch clamp to high-density microelectrode arrays, are of tremendous use in single-cell, neuronal culture, and brain studies ([@B1]; [@B3]; [@B2]; [@B28]; [@B20]). Moreover, the advances in electrophysiology and neuroscience provide the possibility to implement novel medical devices, such as neuroprosthetics and brain--computer interfaces. In turn, the technological development of microelectronics and microfabrication have made it possible to implement tiny devices that can simultaneously receive the data from tens of thousands of channels ([@B5]; [@B21]). When combined with modern data processing techniques, such as spike sorting algorithms, these capabilities can be used to handle the data describing the real-time behavior of thousands of neurons in living tissue.

Meanwhile, advanced neuron stimulation techniques, such as optogenetics, have emerged ([@B6]). Using such tools, one can create precise high-bandwidth bidirectional interfaces to neuronal tissue, which is of interest not only to fundamental neurophysiological studies but for pharmacology and medicine as well.

Direct contact with living tissue imposes tight requirements on the power dissipated by electronics. On the other hand, highly integrated electrophysiological devices provide tremendous amount of data, and in all cases, except for simple recording experiments, these data should be processed in real time. In this respect, off-loading raw data to remote processing equipment is not the best solution since, in high-density systems, the data acquisition rate can reach several gigabytes per second, and the data transfer circuitry will itself use a substantial amount of power. Moreover, this transfer and processing will introduce additional delays and, particularly in the case of medical applications, it is inconvenient to route such wide high-speed interfaces to the external processing devices. Today, it is possible to make processing devices with power requirements of less than 20 mW/GOPS ([@B26]) and this paves the way to preprocess *on-chip* neuronal signals from several tens of thousands of channels. Considering a typical event rate of 1,000 events per second, observed by a probe of comparable area ([@B12]) and estimating the amount of computations required to classify a single event as 10^6^ operations, one can detect and classify neuronal spikes in less than a 100-mW power envelope, which is much less than it would be required to transmit the raw data out (around 300--400 mW) for serial link with the required bandwidth ([@B10]).

Nevertheless, even using on-chip processing of the raw data, it is still desirable to lower the power consumption of the data processing circuitry further down. One way to achieve this is to replace the static memories used by data processors with some kind of the emerging non-volatile memory. Since static memories are responsible for a substantial fraction of the dissipated power, this approach looks appealing.

The above-mentioned approaches are currently being investigated, ultimately aiming at the development of a hybrid neurointerface for bidirectional communication with the living neuronal tissue in real time. The schematic diagram of such prospective neurointerface is shown in [Figure 1](#F1){ref-type="fig"}. As pointed out above, the idea is to reduce the external input/output data rate and to enable online processing of neuronal activity. A substantial data rate reduction can be achieved by processing raw voltage waveforms to extract spiking activity from neurons in contact with the interface electrode array. Such procedure requires the application of data clustering algorithms, known as spike sorting, which work by matching raw data to pre-extracted encoded patterns and adapting to changes online. Although these patterns change slowly following the changes in the neuronal tissue as well as the electrical drift of electrodes, access to them is constantly required, and every extracted spike demands quite a large exchange with the memory. The detailed architecture of the neurointerface will be described elsewhere. The current work presumes that, potentially, the density of resistive random access memory (ReRAM) can be substantially higher than those of static RAM (SRAM). In addition, suggesting that the spiking activity of neurons occurs irregularly, the corresponding access to the memory is relatively rare, and since ReRAM in the retention mode does not require any (static) energy consumption, it would eventually be beneficial compared to SRAM. Therefore, here, we shall consider resistive switching (RS) non-volatile memory arrays, which can be integrated into the neurointerface chip. RS non-volatile memory has been previously used for processing-in-memory, particularly to simulate spiking networks ([@B22]; [@B30]), to accelerate vector--matrix multiplications ([@B25]) or to discriminate the recorded neuronal spiking events from the background activity and perform data compression of signals recorded by a multi-electrode array ([@B9]).

![Schematic diagram of a high-density *in vitro* hybrid neurointerface for bidirectional communication with neuronal culture.](fnins-14-00094-g001){#F1}

Among the different non-volatile memory concepts, the one exploiting the reversible RS effect in thin films of transition metal oxides is a viable candidate ([@B27]; [@B33]; [@B32]). The advantages of this kind of RS devices, once they are carefully optimized in terms of combination of materials, thickness of the functional layer, and switching pulses parameters, are as follows: good scalability ([@B8]; [@B23]), low power consumption ([@B6]), relatively high read/write speed ([@B17], [@B18]), large number of writing cycles ([@B27]; [@B16]), and, most importantly for the emerging neurointerfacing applications, the possibility to fabricate memory devices in the back-end-of-line (BEOL) process ([@B13]; [@B24]; [@B7]; [@B19]) of modern high-density mixed-signal fabrication flow. Dozens of papers have been published previously, describing the ReRAM devices employing mainly TiO~2~ ([@B5]; [@B11]), HfO~2~ ([@B33]; [@B6]), and Ta~2~O~5~ ([@B27]; [@B31]) as functional layers. Over the last decade, very promising parameters have been demonstrated in terms of memory window, uniformity, endurance, and retention in RS devices integrated with the CMOS process, and ReRAM has been eventually successfully commercialized (see e.g. Fujitsu ReRAM memory data sheet)^[1](#footnote1){ref-type="fn"}^. However, the variability of the electrical parameters for different transition metal oxide-based RS devices on the chip and from one switching cycle to another is still an issue, which is attributed to the inherent stochastic nature of the switching process ([@B4]; [@B15]). Also, the fact that such memory devices have been implemented does not necessarily imply they can be easily integrated into hybrid neurointerfaces under development. In particular, high-density embedded memory arrays should have RS devices placed in the lowest possible metallization layers to increase the density and to lower routing congestion. Moreover, this approach decreases the parasitic capacitances of memory lines, thus lowering the overall energy consumption. Such placement requires the stability of the RS device parameters upon subsequent processing steps, which are performed at temperatures up to ∼400°C as part of the standard fabrication technology ([@B29]).

Tantalum oxide is a popular functional layer used to devise resistive memory devices, and indeed, there have been a large number of published papers describing the operation of RS devices employing TaO*~x~* and different electrodes, including both 1-bit ([@B32]) and multi-bit ("analog") ([@B14]) switching behavior. The functional properties of transition metal oxide-based RS devices integrated with CMOS transistors (so-called one transistor--one resistor, 1T-1R, memory device) are well documented either ([@B17], [@B18]). Nevertheless, once the goal is to fabricate TaO*~x~*-based 1T-1R RS devices to be used as built-in memory arrays for neurointerface applications, careful optimization of their parameters is needed so that they could fit the requirements, such as uniform switching voltage (in the range ±1--2 V), low energy consumption (∼10/0.1 pJ per write/read operation), modest retention time (several days), and high endurance (\>10^7^ writing cycles).

In this work, we describe the implementation of TaO*~x~*-based resistive switching devices and their integration with the matrices of 180-nm CMOS transistors, ultimately aiming at the development of on-chip non-volatile memory arrays. Such memory can be used for the temporary storage of the data from the co-processor integrated on the bidirectional neurointerface chip and processing the information from the neuronal tissue in real time.

Materials and Methods {#S2}
=====================

Pt bottom electrode was deposited by magnetron sputtering. In order to form the metal--insulator--metal functional structure, windows ∼5 μm × 5 μm in size were first formed by dry plasma etching in a SiO~x~ layer grown plasma-enhanced chemical vapor deposition technique (the schematic is shown in [Figure 2A](#F2){ref-type="fig"}). The TaO*~x~* layer, 5--20 nm in thickness, was deposited by direct current reactive magnetron sputtering of pure metal Ta target in pure O~2~. The top electrode (TE) Ta thin film with precise thickness in the nanometer range was further deposited in the same vacuum cycle from the same Ta target sputtered in an Ar atmosphere. To study the effect of the top electrode on the electrical properties of TaO*~x~*-based RS devices, alternative TEs, such as W, TiN, Ag, and Al, were also deposited (see [Supplementary Table S1](#SM1){ref-type="supplementary-material"}). The TE was capped with a thick W film in the same vacuum cycle to ensure the conductivity across the electrode area and protect the active Ta layer from oxidation.

![Schematic of panel (**A**) the Pt/TaO*~x~*/Ta 1R device topology with "cross-bar" geometry and (**B**) its integration with the field-effect transistor (FET).](fnins-14-00094-g002){#F2}

Hard X-ray photoemission spectroscopy (HAXPES) analysis of as-grown TaO*~x~* films was performed at DESY synchrotron (endstation P22) at the excitation X-ray energy of *E* = 6 keV (an overall energy resolution of about 0.2 eV) with Specs 225-HV analyzer. The photoelectrons at such energies have the inelastic mean free path of ∼7 nm, thus increasing the probing depth up to ∼20--22 nm. Consequently, the relative contribution of the surface components is decreased, and true chemical composition across the bulk of the tantalum oxide layer can be revealed.

Sub-micron 1T-1R RS devices were fabricated by integrating the Pt/TaO*~x~*/Ta structures described above with 180-nm CMOS field-effect transistors in a 1,024 × 1,024 matrix ([Figure 2B](#F2){ref-type="fig"}). Combining optical and e-beam lithography patterning, the RS devices were formed on top of remote W contacts to the drain of *n*-channel transistors (see [Supplementary Figure S1a](#SM1){ref-type="supplementary-material"}).

The electrical measurements were performed using a Keysight B1500A semiconductor device parameter analyzer in combination with a Cascade Microtech Summit 11000M probe station. The polarity of the voltage corresponds to the value on the top electrode. The forming voltage was derived from the first *I*--*V* curve. All endurance tests were performed by switching with square waveform voltage pulses in a vast time width range (40 ns--1 μs). For 1T-1R device characterization, an additional channel was used to control the gate voltage.

Transmission electron microscopy (TEM) study was performed with the S/TEM Titan 80--300 (Thermo Fisher Scientific) microscope equipped with a spherical aberration probe corrector, an energy-dispersive X-ray spectrometer (EDAX), and a high-angle annular dark-field detector (Fischione). The microscope was operated at 300 kV.

Results and Discussion {#S3}
======================

The actual elemental composition of a few-nanometer-thick functional TaO*~x~* layer (capped with Al) is O:Ta ∼3.1, as revealed by Rutherford backscattering spectrometry (RBS) analysis (see [Supplementary Figure S2](#SM1){ref-type="supplementary-material"}). HAXPES analysis was used to confirm the overall super-stoichiometric elemental composition of the TaO*~x~* layer up to O:Ta ∼3.9, as compared to the stoichiometric Ta~2~O~5~ film grown by atomic layer deposition (spectra shown in [Figure 3](#F3){ref-type="fig"}), implying a large excess of O atoms in the as-grown tantalum oxide layer. In addition, HAXPES data revealed two non-equivalent O states in the sputtered TaO*~x~* layer: the lines with BE = 532.3 eV and BE = 533.2 eV, which are attributed to the stoichiometric Ta~2~O~5~ (equivalent to that grown by ALD), and extra oxygen trapped during the sputtering process, respectively. By taking the relative Ta4d and O1s peak areas and using the corresponding photoeffect cross-sections, we calculated the overall composition to be Ta~1~O~3.9~, in reasonable agreement with the RBS results.

![Core-level photoemission spectra of Ta 4d and O 1s lines of the 10-nm-thick TaO*~x~* layer as grown by magnetron sputtering obtained by the HAXPES technique.](fnins-14-00094-g003){#F3}

The fabricated Ta/TaO*~x~*/Pt RS cells were characterized in quasi-direct current (DC) mode by recording the *I*--*V* sweeps. Using the compliance current set at *I*~c~ = 10^--4^ A, the first switching cycle (called "electroforming") was similar, within 0.5 V, to the subsequent ones, indicating the "forming-free" operation ([Figures 4A,B](#F4){ref-type="fig"}). However, the variability of the switching parameters from cycle to cycle evident from the presented *I*--*V* curves is quite significant.

![**(A)** Bipolar RS characteristics of the single Ta/TaO*~x~*/Pt device. **(B)** Normalized distribution of the forming (*red*) and SET (*black*) voltages for the Pt/TaO*~x~*/Ta 1T1R devices.](fnins-14-00094-g004){#F4}

The thickness of the functional layer was further varied in the range of 3--24 nm in order to minimize the forming voltage while maintaining the maximal number of switching cycles. The data for *U*~form.~ vs. the thickness of the TaO*~x~* layer are given in [Figure 5](#F5){ref-type="fig"}. The number of the switching cycles for the devices with different thicknesses is given in the inset.

![Plot of the electroforming voltage vs. the thickness of the functional TaO*~x~* layer in the Ta/TaO*~x~*/Pt RS 1R devices (*inset*: number of switching cycles for different TaO*~x~* layer thicknesses).](fnins-14-00094-g005){#F5}

Thus, an optimized functional structure was further used to fabricate devices in "cross-bar" geometry ([Supplementary Figure S1b](#SM1){ref-type="supplementary-material"}) for endurance tests with short (\<50 ns) pulses. The results of such tests using *U*~on~ = 0.8 V/*U*~off~ = −1.0 V and *t* = 40 ns are presented in [Figure 6](#F6){ref-type="fig"}.

![Endurance test of the "cross-bar" Ta/TaO*~x~*/Pt devices, switched by *U*~switch~. ∼ ± 1 V and *t* = 40 ns pulses.](fnins-14-00094-g006){#F6}

The retention test was further conducted for the same RS devices to examine their long-term memory functionality. After the SET process at room temperature, when all devices are in the low-resistance state (LRS), the chip is subjected to heating up to *T* = 200°C. The change of LRS *R*~on~ value by 10% was chosen as a criterion for the device unacceptable degradation. According to the Arrhenius plot of the measured data ([Figure 7](#F7){ref-type="fig"}), the devices successfully pass the retention time of 10 years at *T* = 85°C. However, this temperature obviously cannot be reached in our application since on-chip memory matrix basically contacts the living neuron cells. Therefore, the operating temperature should be less than 40°C, which will be ensured by the heat removal in the current version of the *in vitro* chip. Direct simulation of the heating balance in the entire system with realistic contributions has not been carried out so far.

![Arrhenius plot of the data retention properties for TaO*~x~*-based RS devices \[*inset*: raw data on *R*~ON~(*t*) for different temperatures\].](fnins-14-00094-g007){#F7}

Let us now describe the electrical properties of the 1T-1R RS devices employing the optimized 1R devices described above and the factory 180-nm CMOS transistors. While setting the compliance current by the gate voltage on the transistor at *I*~c~ = 3 × 10^--2^ mA, the average electroforming voltage of the 1T-1R devices in DC mode was less than 1.5 V, with stable *I*--*V* form during 100 DC cycles ([Figure 8](#F8){ref-type="fig"}). The endurance test was performed by applying 100-ns-long switching pulses of selected memory cells. In order to maintain the best switching uniformity during the endurance test, the voltage pulse parameters were chosen to provide *R*~on~/*R*~off~ ∼10 and were set as *U* = + 1.7 V/−2.1 V, *t* = 100 ns. The fabricated sub-micrometer 1T-1R devices survive more than 10^10^ switching cycles without any signs of degradation ([Figure 9](#F9){ref-type="fig"}).

![Sequential DC *I*--*V* curves of 1T-1R devices based on the Ta/TaO*~x~*/Pt stack.](fnins-14-00094-g008){#F8}

![Number of writing cycles for the sub-micrometer Ta/TaO*~x~*/Pt crossbar RS devices.](fnins-14-00094-g009){#F9}

The use of 1T-1R built-in memory devices prepared in the BEOL process implies that they are fabricated early BEOL flow in a second--third metallization layer and should maintain their characteristics following the subsequent annealing at *T* = 400°C, which is part of the upper Al metallization layers technology. In order to investigate the compatibility of the fabricated 1T-1R memory devices with the 180-nm CMOS technology, they were post-annealed in vacuum (10^--6^ Torr) at *T* = 400°C for ∼30 min. It was found that, upon such annealing step, both pristine and electroformed devices have degraded, yielding very high leakage current and no resistive switching ([Supplementary Figure S3](#SM1){ref-type="supplementary-material"}). In order to investigate the degradation mechanism to possibly improve the thermal stability of the device parameters, we have used transmission electron microscopy analysis of the device stack cross-section before and after annealing. The images shown in [Figure 10](#F10){ref-type="fig"} indicate that the crystalline structure of the Ta layer has vanished upon annealing, while the relative thickness of the Ta vs. TaO*~x~* layers has changed. This suggestion is confirmed by comparing fast Fourier transform (FFT) pictures of the Ta layer before and after annealing, shown in the insets in [Figures 10A,C](#F10){ref-type="fig"}. The oxygen concentration profile across the stack obtained using energy-dispersive X-ray (EDX) analysis with a sub-nanometer exciting electron beam reveals the redistribution of oxygen atoms in the stack ([Figures 10B,D](#F10){ref-type="fig"}), implying the redox reaction at the Ta/TaO*~x~* interface. The reduction of tantalum oxide may eventually result in the dramatic decrease of its resistivity, which is the cause of the degradation.

![High-resolution TEM images of the Ta/TaO*~x~*/Pt device stack cross-section **(a)** and the same device following the annealing at *T* = 400°C, 30 min **(c)** (FFT of the Ta metallic layer is shown in the *inset*). **(b,d)** Elemental profiles across the stack as revealed by EDX analysis of the as-prepared and annealed stacks, respectively.](fnins-14-00094-g010){#F10}

In order to overcome the latter problem of degradation of the 1T-1R device properties during the BEOL process, magnetron sputtering of the tantalum oxide layer was performed at *T* = 400°C (prior to Ta layer deposition at room temperature). Such step results in the "normalizing" of the stoichiometry of the TaO*~x~* layer to O/Ta ≈ 2.5, as confirmed by RBS analysis (not shown), and excludes further oxidation of the Ta layer on top. Thus, the prepared Ta/TaO*~x~*/Pt-based 1T-1R devices successfully survive the annealing at *T* = 400°C for 30 min, to yield at least ∼10^7^ of the switching cycles (tests are still in progress) ([Supplementary Figure S4](#SM1){ref-type="supplementary-material"}). However, it comes at the price of increasing the electroforming voltage up to *U*~form~. = + 2.5 V (as compared to *U*~form~. = + 1.4 V for non-annealed devices).

In conclusion, on-chip non-volatile memory may significantly improve the performance of the co-processor to be used for real-time processing of the information stream received from the neuron tissue in neurointerfaces under development. Among several candidates, resistive memory (ReRAM) is a viable option. We have evaluated the use of Ta/TaO*~x~*/Pt-based resistive devices produced by magnetron sputtering and integrated with the 180-nm CMOS field-effect transistors as a possible candidate for on-chip memory. While the electrical parameters of the optimized 1T-1R devices, such as switching voltage (approx. ± 1 V), uniformity of the *R*~off~/*R*~on~ ratio (∼10), read and write speed (\<40 ns), and the number of the writing cycles (∼10^10^), are encouraging, there are still challenges to overcome. In particular, the energy per write operation is ∼30 pJ, which is still much too high for use *in vivo* applications, where the power consumption and heat dissipation are critical constraints. Also, the perspective to fabricate memory on-chip in the BEOL process implies the metallization annealing steps (at *T* = 400°C), which affects the operation of the fabricated devices. Further work is necessary to optimize the device stack and fabrication technology to enable TaO*~x~*-based non-volatile memory matrices to be used in hybrid neurointerfaces under development.
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